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Optimal Stack Layout in a Sea Container Terminal
with Automated Lifting Vehicles
Abstract
Container terminal performance is largely determined by its design decisions, which
include the number and type of quay cranes (QCs), stack cranes (SCs), transport vehicles,
vehicle travel path, and stack layout. The terminal design process is complex because
it is affected by factors such as topological constraints, stochastic interactions among
the quayside, vehicle transport and stackside operations. Further, the orientation of the
stack layout (parallel or perpendicular to the quayside) plays an important role in the
throughput time performance of the terminals. Previous studies in this area typically
use deterministic optimization or probabilistic travel time models to analyze the effect
of stack layout on terminal throughput times, and ignore the stochastic interactions
among the resources. It is unclear if stochastic interactions have an impact on the
optimal stack layout. In this research, we capture the stochasticity with an integrated
queuing network modeling approach to analyze the performance of container terminals
with parallel stack layout using automated lifting vehicles (ALVs). Using this model,
we investigate 1008 parallel stack layout configurations in terms of throughput times
and determine the optimal stack layout configuration. We also find that, assuming an
identical width of the internal transport area, container terminals with parallel stack
layout perform better (from 4% - 12% in terms of container throughput times) than
terminals with a perpendicular stack layout.
Keywords: Container terminals, Optimal stack layout, Parallel vs. perpendicular
stack orientation, Seaside operations, Queuing model
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1 Introduction
With over 90% of the global trade carried over sea, the maritime containerization market
is projected to reach 731 Million TEU by 2017 (Jose [2012]). To cope with increased
demand in maritime transportation, several new terminal development and expansion
projects are underway. For instance, APM terminals are building new terminals in the
Americas, Asia-Pacific, and Europe region such as in Moin, Costa Rica (Moin Container
Terminal), Ningbo, China (Meishan Container Terminal Berths 3, 4, and 5), Rotterdam,
Netherlands (Maasvlakte 2) (see www.apmterminals.com). Terminal expansion projects
are also underway in Africa/Middle-east, Pacific Asia and the European region. The
development costs of constructing or expanding a new deep water container terminal
is significant (upto a billion euros depending on the number of berthing positions and
degree of automation, Wiegmans et al. [2002]).
New terminals are adopting latest technology innovations, such as Quay Cranes (QCs)
with a multi-trolley system at the quayside, Automated Lifting Vehicles (ALVs) or lift-
automated guided vehicles (Lift-AGVs) for internal transport, and multiple RMG cranes
per stack block at the stackside. Due to high investments and less flexibility to alter
the terminal design at a later point, efficient designs of container terminals should be
analyzed a-priori to achieve a high throughput performance. We limit the scope of this
study to the three seaside processes: quayside, vehicle transport, and stackside.
The throughput performance of a terminal depends on multiple design and opera-
tional factors. The design factors include the topology of the vehicle travel path, overall
area of the terminal, berthing capacity, terminal layout, stack layout, container handling
equipment technology (such as the QC and SC technology used on the quayside and
stackside respectively, and the yard vehicles used to transport the containers between
the quayside and stackside). The operational factors include the container storage po-
lices in the stack blocks, number of QCs and vehicles assigned for loading and discharge
operations, equipment assignment rules for loading and discharging operations, and job
dispatching policies. In this research, we particularly study the efficiency of stack layout
designs that include multiple aspects such as 1) orientation of the stack blocks (parallel
to the quay or perpendicular to the quay), 2) number of stack blocks for a fixed num-
ber of storage locations, 3) organization of the stack blocks (number of horizontal and
vertical modules for the parallel stack layout), and 4) dimensions of each stack block,
which is expressed as a function of number of rows per block, bays per block, and tiers
per block.
Figure 1 illustrates a terminal with parallel and perpendicular stack layouts. While
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some terminals in Asia (such as the terminal in Pusan, Korea) have parallel orienta-
tion of the stack blocks, other terminals in Europe (such as the ECT Delta terminal in
Rotterdam) have perpendicular stack block orientation. The choice of the SC may also
affect the choice of the layout. For instance, due to safety reasons, Rubber Tyred Gantry
(RTGs) cranes are preferred for parallel stack layouts whereas RMG cranes are preferred
for perpendicular layouts. Perpendicular layout are good in decoupling the manual land-
side from the automated seaside operations. One layout may also be preferred over the
other depending on the performance measure of interest. For instance, Liu et al. [2004]
show that the perpendicular layout is superior with respect to QC moves and the number
of horizontal transporters needed whereas Kim et al. [2008] conclude that parallel layouts
are superior to perpendicular layouts in respect to their objective which considers the
costs for the expected average travelling distance of trucks and the costs for performing
the expected number of container rehandles.
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Figure 1: (a) Parallel stack layout with transfer lanes and (b) Perpendicular stack layout
with transfer points (adapted from Wiese et al. [2011b])
In practice, the topological relationships between the stackside and the vehicle trans-
port area may have a dominating effect on the stack layout performance. For instance,
in Figure 2, we show two parallel stack layouts with the same number of container stor-
age locations but with a different number of modules in the x-direction. If we have a
parallel stack layout with a small number of short stack modules along the X-axis, then
the number of blocks along the Y-axis increases. In this situation, vehicle travel time
along the x-axis is short but the vehicle travel time along the Y-axis to either store or
retrieve a container is long. On the other hand, in the second layout where we have a
relatively large number of stack modules along the X-axis, vehicle travel time along the
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X-axis is longer but the vehicle travel time along the Y-axis is shorter. Hence, there is
a trade-off between the vehicle travel time along the X- and the Y-axis, which merits a
detailed integrated analysis.
On arrival, the containers wait in the vessels for the discharge operation. The con-
tainer is unloaded from the vessel by the QC and repositioned to a QC buffer lane for
internal transport. The ALV picks up the load and transports it to the destination SC
buffer lane. From the buffer lane, the SC transports the container to the stack storage lo-
cation. During the discharge operations, the process output from the QCs for the unload
operation forms the process input to the vehicle transport process. Likewise, the process
output from the vehicle transport process forms the process input to the stackside pro-
cess. These stochastic interactions can be captured in a queuing network model, which
can handle process variabilities (in operation times and transaction inter-arrival times).
We develop individual models of the quayside, the stackside, and the vehicle transport
process for terminals with a parallel stack layout, and then integrate the sub-models us-
ing a parametric decomposition approach that relies on the first and the second moments
of the inter-arrival and inter-departure times from the stations. Using this model, stack
layout configurations with minimum container throughput times are obtained. Using the
analytical model developed by Roy and De Koster [2012] for perpendicular stack layout,
we compare the throughput time performance between a parallel and a perpendicular
stack layout with the same number of storage locations while maintaining the same
width for the internal transport area (see Figure 2). Two research questions, important
for terminal design and management, are:
1. What is the optimal stack layout (number of bays, number of rows per bay, number
of tiers) for a parallel stack layout?
2. Given a fixed number of storage locations and an identical width of the transport
area, how does the throughput performance of a terminal with parallel stack layout
compare with a terminal with perpendicular stack layout?
While the two research questions have been mostly studied using optimization for-
mulations in a deterministic setting (Kim et al. [2008] and Lee and Kim [2010]), or using
discrete-event simulation (Petering and Murty [2009] and Liu et al. [2004]) in a stochastic
setting, we use integrated analytical models to determine efficient stack layouts using a
stylized vehicle transport path. These analytical models allow for design factor opti-
mization, which is difficult to perform using simulation. Our main contribution is the
development of expressions for the transport times, and development of the analytical
model for the container terminal operations that allows both stack layout optimization,
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Figure 2: Top view of two parallel stack layouts (a) two modules in the x-direction and
(b) four modules in the x-direction
and comparison of parallel and perpendicular stack layout performance. The rest of this
paper is organized as follows. Section 2 reviews existing literature on layout optimization.
In Section 3, the container terminal layout is described, which is followed by an expla-
nation of the system model assumptions. The queuing network models for all the three
isolated processes as well as the queuing model for the integrated system, are described
in Section 4. Section 5 reports numerical experiments, using the model developed, which
are validated using simulation models. Finally in Section 6, the research findings are
summarized.
2 Literature Review
The contribution of our paper lies in two main areas: 1) obtaining efficient stack block
layout designs, and 2) analyzing the performance of container terminals with parallel
stack layouts using integrated analytical models. In this section, we review literature in
these two areas.
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Stack layout organization: Although several studies analyze stack layouts, the focus
has mostly been restricted to space planning in the yards (Han et al. [2008]), container
rehandling operations in yards (also known as the remarshaling problem, Caserta et al.
[2011]), estimating SC handling times for different height, width, and block length (Lee
et al. [2011]). Kim et al. [2008] develop an integer programming model to determine the
layout type (parallel and perpendicular stack layouts), the yard layout, and the number
of vertical and horizontal aisles in the stack by considering the stack layout interaction
with both landside and seaside operations. With several numerical evaluations, they
conclude that parallel layouts are superior to perpendicular layouts when the attempt
is to minimize expected travel cost and expected container relocation (number of re-
handles) costs using RTG cranes.
Liu et al. [2004] show that the perpendicular layout is superior with respect to QC
moves and the number of horizontal transport vehicles needed. Petering and Murty
[2009] develop a simulation model for a transshipment yard. They find out that in
order to keep QCs busy and minimize the makespan of the schedule of ships, the block
length should be limited between 56 and 72 TEU. Furthermore, the movements of the
SC should be restricted to one block. Petering [2009a] extended the simulation study
to include decision support for yard capacity, fleet composition, truck substitutability,
and scalability issues. Wiese et al. [2011b] develop a decision support model to study
parallel vs perpendicular stack layouts with different driving and compensation (loss of
ground area due to additional transfer lanes) strategies. They conclude that both parallel
and perpendicular layout may outperform each other under different design parameter
settings. Kemme [2012] develops a simulation study to evaluate the effects of four RMG
crane systems and 385 yard block layouts, differing in block length, width, and height,
on the yard and terminal performance. Lee and Kim [2013] compare a perpendicular
layout with a parallel layout considering different cost factors such as construction cost
of the ground space, fixed overhead cost of yard cranes and the operating costs of yard
cranes and transporters. They find that an optimal parallel stack layout has a large
number of bays and a small number of rows in each stack block. They also determine
that shorter and wider blocks are more efficient in a perpendicular layout. In addition,
Lee and Kim [2013] state that a parallel layout requires a lower number of SCs and it
performs superior to a perpendicular layout in terms of cost.
Performance models of container terminals: The existing models for container termi-
nals are mostly limited to isolated systems, where the three major processes: quayside,
vehicle transport and stackside operations, are analyzed as separate sub-systems. The
studies typically use optimization and simulation models to address operational issues
6
such as scheduling of container storage and retrieval operations (Vis and Roodbergen
[2009]). Some studies also evaluate decisions related to the design of isolated systems
such as cost-tradeoffs and vehicle choice for internal transport (AGVs, ALVs, multiple
trailers etc.). An overview of literature on container terminal modeling can be obtained
from (Vis and De Koster [2003], Steenken et al. [2004], Gharehgozli et al. [2013], and
Gorman et al. [2014]).
Integrated system models span over the entire seaside operation. In seaport container
terminals, berth allocation, QC assignment, and QC scheduling problems are typically
solved sequentially, which may not provide good quality solutions. To bridge this gap,
Meisel and Bierwirth [2013] provide a framework for aligning all decisions in an integrated
fashion. Vacca et al. [2013] present an exact branch and price algorithm for both the
berth allocation problem and the berth allocation problem with QC assignment. Chen
[2000] develops simulation models to analyze the impact of vehicle dispatching policies
on the operation of a terminal. For example, Hoshino et al. [2005] use a combination of a
closed queuing network and simulation model to propose an optimal design methodology
of container terminals using AGVs for transportation. Bae et al. [2011] and Roy and
De Koster [2012] compare the operational performance of an integrated system with two
types of vehicles (ALVs and AGVs). In both researches, the authors show that an ALV
network requires fewer vehicles than an AGV network for the same level of throughput
as the former has self-lifting capacities. Simulation has been used often to design new
terminals and to improve the efficiency of the existing terminals. TBA BV, a container
terminal simulation and consultancy company uses 3D detailed simulation model for
real terminal implementations across continents. However, optimizing design parameters
using simulations is time consuming (see Edmond and Maggs [1978]).
In Table 1, we classify the literature on the impact of stack layout organization on
performance, based on the choice of stackside equipment, scope of the research, perfor-
mance measures, research outcome, and broad area of the solution approach. The paper
closest to our work is that by Wiese et al. [2011b], as they also compare parallel and
perpendicular stack layouts. They find the design configuration (terminal length, depth,
vehicle velocity, and possible driving strategies) substantially affects the layout prefer-
ence and show that the parallel stack layout outperforms the perpendicular stack layout
for most parameter settings.
However, our work differs both in terms of scope and analysis approach. They mini-
mize the estimated average straddle carrier cycle time i.e., the sum of the vehicle’s time
needed for stacking and for travelling from the quay to the designated storage block.
However, we consider the new generation automated terminals with ALVs for internal
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Table 1: Classification of stack layout literature where outcomes are 1: orientation, 2:
number of stack blocks, 3: organization, and 4: dimension
Article Stackside equipment Scope Performance measures Outcome Approach
Liu et al. [2004] Yard cranes with AGVs for bothparallel and perpendicular stack
Seaside,
Loading and Unloading Throughput time 1,2,3 Simulation
Kim et al. [2008] Transfer Crane (TCs) for bothparallel and perpendicular stack
Seaside and Landside,
Loading and Unloading
Expected travel distance
of yard trucks 1,3,4 Optimization
Lee and Kim [2010] RTGs or RMGs for bothparallel and perpendicular stack
Seaside,
Loading and Unloading
Optimal block size (Length,
Height and Width of block) 1,4 Optimization
Petering [2009b] RMGs for parallel stack Seaside,Loading and Unloading
Gross Crane Rate (GCR):
Average numbers of containers
lift per hour by each QC
3,4 Simulation
Petering and Murty [2009] RMGs for parallel stack Seaside,Loading and Unloading GCR 2,3 Simulation
Wiese et al. [2011a] RMGs or RTGs for bothparallel and perpedicular stack
Seaside and Landside
Loading and Unloading
Minimize the time needed to
store the containers into blocks 1,2 Optimization
Wiese et al. [2011b] Straddle Carrier for bothparallel and perpendicular
Seaside and Landside,
Unloading
Minimize the estimated average
straddle carrier cycle time for
loading/unloading operation
1,2,3,4 Optimization
Lee and Kim [2013] RMGs or RTGs for perpendicularand parallel stack
Seaside and Landside,
Loading and Unloading
Installation cost and cycle time
for loading/unloading operation 3,4 Optimization
Our research
RMGs for both parallel
and perpendicular stack
Seaside,
Unloading Throughput time 1,2,3,4
Queuing,
optimization
transport which are decoupled from the stackside process, and minimize the expected
unload throughput time, which is the sum of the throughput times at the quayside, in-
ternal transport, and stackside processes. Further, they use a deterministic optimization
approach whereas we use a queuing modeling approach combined with optimization in
order to capture the impact of stochastic interaction (waiting times) between different
systems.
3 Sea Container Terminal Layout Description
In this section, we describe the container handling operations and explain the integrated
terminal layout considered for this research. We focus on seaside operations sketched in
Figure 1. Seaside operations are common at all terminals, while landside operations do
not always occur and can differ between terminals.
3.1 Seaside Operations
The transport between the QCs and the stack blocks is carried out by automated lifting
vehicles (ALVs). We focus on the vessel unloading process and develop queuing models
to determine overall terminal performance. The loading process is similar to unloading,
except that the occurrence of events in this operation is reversed. Hence, terminals
optimized for the unloading process are also optimal for the loading process.
The container unload operation at the seaside process consists of three steps: quay-
side, vehicle transport and stackside operations. In the quayside process, the QCs unload
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the containers from the vessels and place them on a buffer location near the QC. These
containers are then picked up by the ALVs and are transported to the stack yard where
they are dropped off at the stackside buffer areas. The SCs then transfer these contain-
ers from the buffer locations and store them in stack blocks. The total throughput time
taken to complete the transfer of one transaction (i.e., one container) includes both the
waiting as well as the movement time incurred in all the three steps. At each process step,
the containers may have to wait for resource availability. Most of the processes involve
stochasticity. For example, the instants at which containers in the vessel are available for
pickup by the QC are determined by operators on the deck, who have to remove container
locks, container supports, and deck covers, and by the sequence in which containers are
unloaded (determined by the schedule and the QC operator). Hence, a deterministic
model to analyze the integrated operations may be intractable or lead to loss in solution
accuracy. We therefore analyze the integrated operations using open queuing network
models. We also develop customized travel time expressions for internal transport along
the travel guide paths that include multiple shortcuts from quayside to stackside.
3.2 Integrated Terminal Layout
The layout studied is given in Figure 3. For the purpose of illustration, we consider a
terminal with six QCs, 24 stack blocks and a main guide-path with six shortcut paths
between the quayside and the stackside. The vehicle travel path topology along the stack
blocks is based on data provided in Zhen [2013] and discussions with container terminal
designers from two companies. We use only a single uni-directional horizontal transfer
lane to reduce congestion. However, we use two uni-directional driving lanes along the
y-axis to allow shortcuts and reduce travel times.
The stack yard is composed of several stack blocks that are arranged parallel to the
quayside. The stacks are made accessible from the main travel loop by both the transfer
lanes and the vertical driving lanes.
To develop the travel time expressions for internal transport, the stack blocks are
grouped into stack modules along the X-axis and along the Y-axis. A stack module
along the X-axis represents all stack blocks that align in a column along the X-axis while
a stack module along the Y-axis includes two (or one) adjacent stack blocks taken along
the Y-axis that share a common transfer lane as shown in Figure 3. Note that the first
and the last module (along the Y-axis) have an exclusive transfer path and do not share
this with other modules along the Y-axis (see Figures 2 and 3). In this container terminal
layout, the total number of stack blocks, Ns equals 24. There are four stack modules
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Figure 3: Illustration of the container terminal with parallel layout
along the X-axis (Nsmx = 4) and four stack modules along the Y-axis (Nsmy = 4). Note
that the second and the third stack module along the Y-axis have a shared transfer lane.
Let Nqc be the number of QCs deployed to operate upon any one vessel. Each crane is
denoted by QCk where k represents the QC number. Also, each QC has its corresponding
shortcut path connecting the main path between the quayside and the stackside. Both
the stack blocks as well as the QCs have a set of buffer lanes that are used by the vehicles
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or cranes to deposit the containers during the loading or unloading operations. Let Nbq
and Nbs represent the number of buffer lanes for each QC and SC respectively. The
other notations that are used to develop the vehicle travel time expressions are included
in Table 2.
The next section describes the queuing network model for the unloading process when
ALVs are used as the transport vehicles.
4 Queuing Network Model for Integrated Operations using
ALVs and Parallel Stack Blocks
This section first describes the modeling assumptions and then define the queuing net-
work models for the three different processes of quayside, vehicle transport and stackside
operations. The integrated network model, which links the arrival and the departure
process information from the three processes by a parametric decomposition approach,
is described in the last subsection.
4.1 Model Assumptions
Quayside Process
We assume QCs are assigned to do only one type of operation (unloading). Each QC
has only one trolley. The trolley has the capacity to unload one container at a time.
Several sources of uncertainties influence the container availability at the quayside (for
unloading); for instance, the time to unlash the containers on the vessel before discharging
is highly variable (typically outsourced to a third-party company), the time to remove
the hatch covers and open the twist locks varies, or a poor stowage plan at the port of
origin can increase the number of container restows before the target container can be
discharged. The large variability in the timing of individual container availability can
be modeled using general inter-arrival process with λa denoting the arrival rate at the
quayside for unloading containers. In addition, there is large variation in the QC service
times. QC factors such as handling non-standard containers (such as 45 ft containers,
reefer containers, tank containers, or flat-racks), the position of the container in the
vessel, QC break-downs, and differences in skills between the crane crews, add to the
discharge time variability. The QCs dwell at the point of service completion. Arriving
containers are assigned to the QC with uniform probability.
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Table 2: Notations used in the service time expressions for the vehicle transport (Refer
Figure 3)
Term Description
i Index for an origin or destination stack module taken along X-axis
j Index for an origin or destination stack module taken along Y-axis
k Index for an origin or destination QC (shortcut path)
l Index for an origin or destination buffer lane for the stack under consideration
Wsb Length of a stack block along X-axis
Wsr Length of a stack block along Y-axis
Ws Distance between adjacent stacks belonging to different modules along the Y-axis
Ddl Distance from the stack end taken horizontally to the adjoining driving lane along the X-axis
Dd Distance between the two driving lanes within a pair along
Dt Distance from the stack end to the adjoining transfer lane, taken along the Y-axis
Wl Distance between the outer tracks of adjacent parallel lanes, one each on quayside and stackside along the Y-axis
Wbl Distance between the outer and inner track along the Y-axis
Wbq Distance between the adjacent buffer lanes at quayside
Nbq Number of buffer lanes on quayside
Nbs Number of buffer lanes corresponding to each stack
Nlbs[k] Number of buffer lanes of the parallel stack that lies towards the left of the shortcut path k where k ∈ {1, . . . , Nqc}
Xe
Distance between the first buffer lane corresponding to a stack and the beginning of the stack or the distance
between the last buffer lane corresponding to a stack and the stack end (along the X-axis)
Lr Horizontal distance from the last shortcut path to the travel path on the right side
Ll Horizontal distance from the first shortcut path to the travel path on the left side
L
′
r Distance from the last stack to the edge on the right side
L
′
l Distance between the first stack and the edge on the left side
Dex Distance between the entrance and exit of a shortcut path
Din Distance between the exit of one shortcut path and entrance to the consecutive path
Nsmx Number of stack modules taken along X-axis
Nsmy Number of stack modules taken along Y-axis
Nqc Number of QCs, which is also the number of SP (assuming one shortcut path per QC)
Nsrmx[k] Number of stack modules taken along X-axis to the right of the shortcut path corresponding to origin QC taken along the X-axis
kx[i][l] An index that gives the value of the shortcut path closest to the destination buffer lane, it depends on the value of i and l
ky[i] An index that gives the value of the first shortcut path connected with any stack block, it depends on the value of i
S The length of a buffer location on the stackside, it is given by the expression
(
Wsb−2Xe
Nbs
)
hv Vehicle velocity
Ns Number of stack blocks
Nb Number of bays per stack block
Nr Number of rows per stack block
Nt Number of tiers per stack block
Lq The expected number of containers waiting at quayside
Lv The expected number of ALVs waiting at quayside
Ls The expected number of containers waiting at stackside
Uq The expected utilization of quay cranes
Uv The expected utilization of ALVs
Us The expected utilization of stack cranes
E[Tq] The expected throughput time for quayside operations
E[Tv] The expected throughput time for vehicle transfer process
E[Ts] The expected throughput time for stackside operations
E[CTu] The expected throughput time to unload a container
Vehicle Transport
Though the QC buffer lane has finite capacity in practice, the ALVs park at a nearby
location if they find a full QC buffer lane. Hence, we model the QCs with infinite buffer
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capacity. Each vehicle transports only one container at a time. The vehicles dwell at
the stackside buffer lanes after completing the unload transaction. The vehicles are
dispatched on a first-come-first-serve policy. All travel paths are uni-directional. We
also assume a stylized topology for the shortcut paths in which the number of shortcuts
equals the number of QCs.
Stackside Process
The total number of storage locations is fixed; only the number of stack blocks Ns, the
number of bays per stack Nb, the number of rows per stack Nr, and the number of
tiers per stack Nt are varied to obtain a different stack configuration. Thus, a storage
location for storing or retrieving a container is uniquely defined by a combination of
four parameters. Similar to the QC, the SCs are assumed to dwell at the point of service
completion. The SC stores or retrieves containers from the stack pile in a random fashion.
Each stack block has only one SC. Similar to the QC buffer lane, we model the SC buffer
lanes with infinite buffer capacity. Although we have made several seemingly limiting
assumptions such as random storage of containers; our model can be extended in several
directions such as considering skewed distribution of container assignment to the QCs,
skewed storage location assignment etc.
4.2 Model Description
We develop the queuing models for the three sub-processes and then integrate these
models using the arrival and departure information from the three sub-processes. Note
that for a fair comparison between parallel and perpendicular stack layout analysis,
we develop the integrated model using a similar approach that was adopted for a sea
container terminal with perpendicular stack layout by [Roy and De Koster, 2012]).
Quayside Process
The objective of this queuing model is to estimate the performance measures and the
squared coefficient of variation (SCV) of the inter-departure times (c2dqi ) from the QCs.
The inputs provided to the model are: 1- The first and second moments of the inter-
arrival times of containers to the QCs denoted by λ−1aqi and c
2
aqi
respectively, 2- The first
and second moments of QC service times denoted by µ−1qi and c
2
sqi
respectively. Each QC
is modeled as a GI/G/1 queue with these input parameters. The performance measures
such as utilization (Uqi), time estimates of the number of containers waiting in queue
(Lqi), the expected throughput times for quayside operation (E[Tqi ]) and SCV of inter-
departure times are evaluated using two moment approximation results of Whitt [1983].
Let the overall container arrival rate is λa; due to the thinning process, the arrival
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process to each QC is
λaqi =
λa
Nqc
(1)
where Nqc is the number of QCs.
The QC utilization is given by
Uqi =
λaqi
µqi
(2)
The expected waiting time at the QC buffer lanes (corresponding to QCi) is given by
[Roy and De Koster, 2012]
WTqi =
(
µ−1qi Uqi
1− Uqi
)(
c2aqi
+ c2sqi
2
)
(3)
The expected number of containers waiting in queue can be estimated using Little’s law
as
Lqi =WTqiλaqi (4)
The expected QC throughput time E[Tqi ] is given by
E[Tqi ] = µ
−1
qi +WTqi (5)
The SCV of inter-departure times from the QCi is given by
c2dqi
= U2qic
2
sqi
+ (1− U2qi)c2aqi (6)
where i = {1, 2, . . . Nqc}
Vehicle Transport Process
A fleet of ALVs transport the containers between the quayside and stackside through
defined guide paths. The layout in Figure 3 has two tracks on the main guide path
circuit. The outer track is used by the ALVs when they approach the buffer areas on
the stackside or quayside while the inner tracks are used for intermediate travel and are
provided to reduce congestion and to facilitate higher travel speeds. The objective of
the vehicle transport queuing model is similar to that of the previous model except that
the performance measures (utilization (Uv), time estimates of the number of containers
waiting for the vehicles (Lv) and the expected throughput times for vehicle transport
(E[Tv])) are estimated for the ALV network, the input parameters being the mean (λ−1at )
and SCV (c2at) of container inter-arrival times and the mean (µ
−1
t ) and SCV (c2st) of the
14
vehicle service times. The throughput time (E[Tv])) of the vehicle transport includes
travel time from stackside to quayside, waiting time for container at quayside, loading
time of container, travel time from quayside to stackside and unloading time of container.
First, the travel time expressions will be described. This is later followed by a description
of the queuing network model.
Let the service time to complete one travel cycle be denoted by a random variable
χt. Then, χt is given by the Equation 7.
χt = χsq + χlu + χqs (7)
where, χsq, χlu, and χqs are the random variables corresponding to the travel between
stackside to quayside, load or unload times, and travel time between quayside and stack-
side respectively.
Let µ−1t represent the mean service time to complete one travel cycle, where the
service time is the sum of the expected travel time from stackside to quayside (T sq), the
container pick-up and drop-off time, Lvt and Uvt , which are deterministic in nature, and
the expected travel time from quayside to stackside (T qs). As stated earlier, the guide
paths are uni-directional, refer Figure 3. Therefore, while travelling from the stackside to
quayside only the main guide paths are used, whereas while travelling from the quayside
to the stackside, the shortcut paths are also used. Further, in this model, the vehicle
adopts the shortest path permissible to reach its destination.
The notations used in the service time expressions are listed in Table 2. We now
discuss the approach to estimate the expected vehicle travel times. We first discuss the
approach for estimating the travel times from stackside to quayside and then present
the expressions for different travel time scenarios for travel between the quayside to the
stackside. Note that the stack blocks present in the first stack module along the Y-axis
are accessible directly from the main guide path and hence the vehicles do not travel
an extra distance (along the Y-axis) of one stack module for reaching the stack buffer
location. Further, to reach any of the stack blocks in modules other than the first stack
module along the Y-axis, a distance of at least one stack module (along the Y-axis) has
to be traversed, which is not required when the destination stack block is present in the
first stack module along the Y-axis. Therefore, we develop the travel time expressions
separately for stack blocks that are present in first stack module along the Y-axis and for
the remaining stack blocks present in other stack modules. Also note that the travel time
expression to reach any stack buffer location that belong to a particular stack module
is the same even if they belong to different stack blocks. This relationship holds true
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because stack blocks that belong to a module share the same transfer lane as shown in
Figure 3.
Travel Time from Stackside to Quayside:
In this subsection, we explain the travel time expressions for an ALV to move from
stackside to quayside. An ALV moves from stackside to quayside only via the main guide
path. Depending on the stack block position, travel time expressions are derived.
As described earlier, all stack blocks are grouped in modules along the X and Y
axis. From Figure 3, it can be seen that first stack module along the Y-axis is directly
accessed via main guide path, while other stack modules require clockwise movement of
ALVs. Hence, we develop the travel time expressions for these two cases separately. In
Case I, the destination stack block lies other than the first stack module along the Y-axis
and in Case II, the destination stack block lies in the first stack module along the Y-axis.
The time expressions (T sqc1 and T
sq
c2 for Case I and Case II respectively) include the sum
of travel time taken by possible travel routes (corresponding to the particular case) to
reach the destination QC from a SC. After estimating the sum of travel times for all
cases, we determine the average travel time by dividing the sum of total travel time by
the number of all possible travel routes from stackside to the quayside.
Case I: When the stack blocks lie in the stack modules other than the first stack
module along the Y-axis
Here, the range of the indices i ,j, l and k indicates the stack module position along
the X-axis, Y-axis, the buffer position at the stack block, and the QC index respectively
(i ∈ {1, . . . , Nsmx}, j ∈ {2, . . . , Nsmy}, l ∈ {1, . . . , Nbs} and k ∈ {1, . . . , Nqc}).
T sqc1 =
Nsmx∑
i=1
Nsmy∑
j=2
Nqc∑
k=1
Nbs∑
l=1
(
Dt
2
+ (Nbs − l)S +Xe +Ddl + i(Wsb + 2Ddl +Dd)−Dd
+(j − 1)(2Dt + 2Wsr +Ws) + L′l +Wl + Ll +Wbl +Wbq
(Nbq − 1)
2
+ (k − 1)
(Dex +Din) +
Dex
2
+
S
2
)
1
hv
(8)
For instance, we consider the movement of an ALV from the lth buffer of SC10 (that lies
in the third stack module along the Y-axis) to QC3 as shown in the layout (Figure 3).
For this particular instance, the travel time expression is derived from Equation 8 (shown
in Equation 9). In this scenario, the position of the origin stack block is in the second
stack module (i = 2) along the X-axis and in the third stack module (j = 3) along the
Y-axis respectively. The destination QC is QC3 that implies k = 3. After unloading
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the container at the stackside, the ALV travels
(
Dt
2 +
S
2 + (Nbs − l)S +Xe +Ddl
)
units,
right of the originating buffer lane, to reach the bi-directional driving lane. Now the ALV
moves (2(2Dt + 2Wsr +Ws)) units along Y-axis and reach to main guide path. Now the
ALV follows the main guide path and travels (2(Wsb + 2Ddl +Dd)−Dd +L′l +Wl +Ll)
units along the guide path. Finally, the ALV reaches the assigned QC3 after travelling(
2(Dex +Din) +Wbq
(Nbq−1)
2 +
Dex
2
)
units.
TQC10,SC3c1 =
(
Dt
2
+ (Nbs − l)S +Xe +Ddl + 2(Wsb + 2Ddl +Dd)−Dd + 2(2Dt +
+2Wsr +Ws) + L
′
l +Wl + Ll +Wbl + 2(Dex +Din) +Wbq
(Nbq − 1)
2
+
Dex
2
+
S
2
)
1
hv
(9)
Case II: When the stack blocks lie in the first stack module along the Y-axis
Here, the range of the indices i, j, l and k is i = {1, . . . , Nsmx}, j = 1, l = {1, . . . , Nbs},
and k ∈ {1, . . . , Nqc} respectively.
T sqc2 =
Nsmx∑
i=1
Nqc∑
k=1
Nbs∑
l=1
(
Dt
2
+ (l − 1)S +Xe +Ddl + (i− 1)(Wsb + 2Ddl +Dd) + L′l +Wl
+Ll +Wbl +Wbq
(Nbq − 1)
2
+ (k − 1)(Dex +Din) + Dex
2
+
S
2
)
1
hv
(10)
For illustration, we consider the movement of an ALV from the lth buffer of SC7 that
lies in the first stack module along the Y-axis to QC3 with respect to the layout shown
in Figure 3. For this particular instance, travel time expression can be derived from
Equation 10 (as shown in Equation 11.)
In this case, the position of the origin stack block defined by the value of the indices
i and j is 2 and 1 along the X and Y axes respectively. The k index takes the value
3 because the destination QC is QC3. Since first stack module along the Y-axis has a
direct access to the main guide path, the ALV travels (Dt2 + (l − 1)S +Xe +Ddl) units
to reach to main guide path and then follows the guide path and travels ((Wsb + 2Ddl +
Dd) +L
′
l +Wl +Ll) units. Finally, the ALV arrives at the assigned QC3 after travelling
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(2(Dex +Din) +Wbq
(Nbq−1)
2 +
Dex
2 ) units.
TQC7,SC3c2 =
(
Dt
2
+ (l − 1)S +Xe +Ddl + (Wsb + 2Ddl +Dd) + L′l +Wl + Ll +Wbl
+Wbq
(Nbq − 1)
2
+ 2(Dex +Din) +
Dex
2
+
S
2
)
1
hv
(11)
To obtain T sq, we need to take the average travel time over possible routes from all
stack modules along X and Y-axis, buffer positions and QCs QCn (n ∈ {1, 2, . . . , 6}).
Hence, the expected travel time by an ALV from a SC to a QC is given by Equation
12.
T sq =
1
(Nsmx ×Nsmy ×Nbs ×Nqc)(T
sq
c1 + T
sq
c2 ) (12)
The approach to estimate the expected travel time from quayside to the stackside
(T qs) is presented in Appendix A.
Let µ−1t denotes the mean service time to complete one travel cycle, i.e, the cumulative
sum of the expected travel time from the stackside to the quayside (T sq), deterministic
container pickup and drop time (deterministic times Lvt and Uvt ), and expected travel
time from quayside to the stackside T qs. Note that we consider shortest path route
information (from origin to destination location) to develop the service time expressions.
Therefore, µ−1t , includes the minimum expected travel time required to travel from origin
(quayside to stackside and return).
The final expression to estimate the expected vehicle travel time µ−1t is given by
Equation 13.
µ−1t = T
sq + T lu + T qs (13)
where Tlu = Lvt + Uvt . The SCV of service time (c2st) is determined using Equation 14.
c2st =
E[χsq + χlu + χqs]2 − (E[χsq + χlu + χqs])2
(E[χsq + χlu + χqs])2
(14)
For transporting the container from quayside to stackside, the container may wait for
an ALV at the quayside. However, due to the capacity constraints of the QC, an ALV may
also wait for container arrival. The interaction between ALVs and containers is precisely
modeled using a GI/G/V queue with V vehicles dedicated to internal transport between
the quayside and the stackside. The SCV of the inter-departure times from the vehicle
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transfer process is evaluated using two moment approximation results, Whitt [1983].
Other performance measures for vehicle transport such as vehicle utilization (Uv),
expected container waiting time in the queue (Wv) and the expected throughput times
(E[Tv]) for vehicle transfer process, are estimated as follows.
The expected waiting time in queue is
Wv = φ(Uv, c
2
st , c
2
at , V )
(
uV Uv
V !λat(1− Uv)2
)(
c2st + c
2
at
2
)
po, (15)
where the terms po,u, and Uv are expressed as
(
uV
V !(1−Uv) +
∑V−1
n=0
un
n!
)−1
, λatµt , and
λat
V µt
,
respectively. The expression for φ can be found in Whitt [1983].
The expected throughput time E[Tv] is given by
E[Tv] = µ−1t +Wv (16)
Note that the inter-departure time information from the vehicle transport process is re-
quired to determine the container inter-arrival times information to the stackside process.
Hence, we also determine c2dt using Equation 17.
c2dt = 1 + (1− U2v )(c2at − 1) +
U2v√
V
(c2st − 1) (17)
Stackside Process
Let Ns, Nb, Nr and Nbs denote the number of SCs, number of bays per stack, number of
rows per stack, and number of buffer lanes per stack. When ALVs set down the containers
at the stackside, the containers wait at the destination stack buffer lanes for the SC to
be available. Once the SC becomes available, the total time, the SC takes to store the
container includes the movement time from the dwell point of the crane to the pick-up
location, the container pick-up, movement time from the pick-up point to the drop-off
location, and drop-off times.
The objective of the stackside process queuing model is to estimate the performance
measures. The inputs are the first moment and the SCV of the container inter-arrival
times to the SC queue denoted by λ−1asi and c
2
asi
respectively, and the mean and SCV of
the SC service times. The mean inter-arrival time to each SC (λ−1asi ) is (
λa
Ns
)−1; where Ns
is number of SCs.
Let γs represent the random variable of service time for one SC cycle. Thus γs is
given by the Equation 18
19
γs = γsb + γlu + γbs (18)
where γsb, γlu and γbs are the random variables corresponding to the horizontal travel
time from the dwell point to the pick-up point i.e., a stack buffer lane, the container pick-
up and drop-off time and the horizontal travel time from the buffer lane to the container
drop-off point.
The container storage location and the container pickup location (stack buffer lane)
are assigned randomly. Thus the random selection of storage location follows a uniform
distribution. Let xni , ymi and xnj , ymj be the coordinates of origin and destination
location corresponding to any particular stack block. Due to simultaneous movement of
the crane along both the X and Y axis as shown in Figure 4, the horizontal travel time is
given by the expression : max
( |xni−xnj |
vsx
,
|ymi−ymj |
vsy
)
,where vsx and vsy denote the crane
and the trolley velocity along the X- and Y- axis respectively.
Further, the value of the coordinates of the SC origin depends upon its dwell point,
which is characterized by the indices (ni) and (mi) representing the bay number and the
row number respectively. Similarly, the value of the coordinates of the pickup location
is characterized by nj and mj where nj denotes the buffer lane number and mj takes a
value of 1.
(xnj , ymj )
(xni , ymi)
x
y
Container pickup point
Crane dwell point
Container unload point
Figure 4: Travel trajectory of a SC during a container unload process
The container pick-up and drop-off times denoted by Lst and U st , take into account
the vertical travel time of the crane. The service time for the SCs has a mean µ−1si , which
depends upon the travel trajectory of the crane. The second moment of the service time
is given by the expression E[γsb+γlu+γbs]2 and the SCV of service time (c2ss) is given by
the relation E[γsb+γlu+γbs]
2−(2E[γsb]+E[γlu])2
(2E[γsb]+E[γlu])2
. Note that the random variables are assumed
to be independent of each other. Since E[γsb] = E[γbs], µ−1si can be written as:
µ−1si = 2E[γsb] + E[γlu] (19)
20
E[γsb] =
ni=Nb,mi=Nr∑
ni=1,mi=1
nj=Nbs,mj=1∑
nj=1,mj=1
1
NbNrNbs
max
( |xni − xnj |
vsx
,
|ymi − ymj |
vsy
)
(20)
E[γlu] = Lst + U st (21)
Each SC is modeled as a GI/G/1 queue where the inter-arrival times are independent
and identically distributed. Let E[Ts] represent the SC throughput time. The perfor-
mance measures such as utilization (Us), time estimates of the number of containers
waiting in queue (Ls), the expected throughput times for the stackside operation (E[Tq])
and SCV of inter-departure times are evaluated using two moment approximation results
of Whitt [1983].
The SC utilization is determined by Equation 22.
Usi =
λasi
µasi
(22)
The expected waiting time at the SC is given by Equation 23.
WTsi =
(
µ−1si Usi
1− Usi
)(
c2asi
+ c2ssi
2
)
(23)
The expected number of containers waiting in queue can be estimated using Little’s
law as expressed in Equation 24.
Lsi =WTsiλasi (24)
The expected SC throughput time E[Tsi ] is given as
E[Tsi ] = µ
−1
si +WTsi (25)
where i = {1, 2, . . . Ns}
4.3 Integrated Model, Solution Approach, and Performance Measures
The integrated model is described in Figure 5. The containers are assigned to a GI/G/1
QC queue upon their arrival (in the vessel) and wait in the vessel until the QC becomes
available. The mean and SCV of the inter-arrival times of the containers form the input
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to this sub-queuing network. After this, the container is transported to the QC buffer
lane (vehicle queue). The SCV of the inter-arrival times for the multi-server vehicle (c2at)
queue is the aggregated SCV of the inter-departure times from the QC queues. The SCV
of inter-departure times (c2dqi ) from the QC queue is estimated using Equation 6. If there
are Nqc QC queues, the departures from each of these queues are merged together to
form the arrival stream to the vehicle queue (Equation 26). Once a vehicle is available,
the vehicle is assigned to transport a container from the quayside to the stackside. Upon
completion of the vehicle transport process, the container arrives at a GI/G/1 SC queue
for storage in the stack block. The SCV of inter-arrival times for the SC equals the SCV
of inter-departure times from the multi-server vehicle queue. The SCV of inter-departure
times (c2dt) from the vehicle queue is estimated using Equation 17. Since there are Ns
SCs, the departures from the vehicle stations are split into Ns arrival streams (Equation
27 provides the SCV of inter-arrival time at each SC). The container unloading operation
is completed once the SC stores the container in the stack block.
c2at =
Nqc∑
i=1
λaqi
λa
c2dqi
(26)
c2asi
= c2dt
( 1
Ns
)
+
(
1− 1
Ns
)
(27)
SC1
SCNs
µ−1s1
µ−1sNs
µ−1t
λ−1as1 ,c
2
as1
λ−1asNs
,c2asNs
λ−1at ,c
2
at
λ−1aqNqc
,c2aqNqc
λ−1a ,c
2
a
QCNqc
QC1
G/G/V
Quayside Process
Vehicle Transfer Process
Stackside Process
µ−1t
µ−1t
µ−1t
1
2
3
V
λ−1aq1 ,c
2
aq1
µ−1q1
µ−1qNq
Figure 5: Integrated queuing network model for container unload process with ALVs
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Table 3: Design of experiments for model validation (input)
Quayside Vehicle Transport Stackside
6 QCs 18, 20 ALVs 16 stacks (1149 × 110 m2), 24 stacks (1149 × 170 m2),
Service time: 120 sec (CV=0.3) velocity: 6 m/s Trolley velocity: 1 m/s and Crane velocity: 4 m/s
4 buffer lanes per QC 8 buffer lanes per SC
The expected throughput time to unload a container E[CTu] is given by Equation 28.
E[CTu] =WTqi + µ
−1
q +Wv + µ
−1
t +WTsi + µ
−1
s (28)
5 Numerical Experiments and Layout Comparison
The data behind the terminal layout with parallel stacks, which include the speed of the
ALVs, SCs, QCs, clearance between the stack blocks etc., are obtained from the APM
Terminal operation in Rotterdam. The input data for our numerical experiments are
included in Table 3. The analytical model is validated using a simulation model, which
is developed using ARENA 12.0. The simulation has a run time of 50 days with a 2 day
warmup period. The warmup period is taken such that any initial bias, due to system
startup conditions such as the starting location of vehicles and cranes, is eliminated. The
detailed flowchart of the simulation model is explained in Appendix B. The container
arrival rates vary at 10 different levels such that vehicle/QC utilization lies between
60%-90%. Results can be found in Table 4- 7. Each simulation excrement is run for 15
replications with a 1 day warmup period and 20 day run time. The confidence intervals
for the performance measures are within 3% of the means.
The performance measures considered are the expected throughput time for each of
the three processes of quayside (E[Tq]), vehicle transport (E[Tv]) and stackside (E[Ts])
operations, the utilizations of the QCs (Uq), vehicles (Uv) and SCs (Us) and the average
number of containers waiting in the queues at the quayside (Lq), at quay buffer lanes (Lv)
and at the stackside buffer lanes (Ls). The percentage error in each of the performance
measures was obtained by the expression
(∣∣∣ (A−S)S ∣∣∣× 100) where A and S correspond
to the measures obtained from the analytical and simulation models respectively. The
average percentage errors for all of the performance measures are taken over all the
different configurations.
From Tables 4-7, we see that the percentage errors are quite lower (upto 5%) for the
expected throughput times and resource utilization. However, the errors are somewhat
23
larger upto 10% for expected queue length measures. The average errors in expected
queue length at the quayside and the stackside are about 2.8% and 5.1% respectively.
The average errors in the QC, vehicle, and SC utilizations are about 0.5%, 0.5%, and
0.9% respectively. The average errors in the expected throughput times for the quay,
vehicle transport, and stack operations are 1.8%, 0.7% and, 0.9% respectively.
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5.1 Optimal Terminal Layout with Parallel Stacks
This section describes the numerical experiments to optimize the stackside terminal lay-
out when ALVs are used as the mode of transport from the quayside to stackside. We
consider the influence of different stack layout parameters values i.e., Nsmx, Nsmy, Nt, Nb
and Ns, on throughput times (E[CTu]) for the parallel stack layout. In all scenarios, we
vary these stack layout parameters. Other design parameters such as the number of ALVs
and the total number of stack locations remain unchanged. We perform experiments with
two levels of the number of ALVs: 15 and 20 and two arrival rates for the containers 108
and 126 containers/hr. We identify efficient stack layouts for: 28800, 36000, and 48000
stack storage locations. Therefore, we consider a design of 12 (3 × 2 × 2) experiments.
For each experiment, we vary the number of stack blocks, the stack modules, and the
design parameters of each stack block such as the number of rows, number of tiers, and
number of bays per stack block.
The number of stack blocks is varied between 4 and 32 with increments of 4 such
that the number of stack modules along the X-axis, Nsmx is varied between 2 and 8 with
increments of 2. The number of rows per stack is varied between 4 and 10 with increments
of 1. The number of tiers is varied between 3 and 5 with increments of 1. With these
design constraints, different configurations were evaluated using the integrated analytical
model. The layout configurations are ranked in an increasing order of expected total
throughput times (E[CTu]).
Table 8 lists five high-performing configurations of container layout based on shortest
throughput times (E[CTu]) and Table 9 lists five low-performing configurations that result
in large throughput times (E[CTu]) with a total of 28,800 stack locations and 15 ALVs.
We now summarize the results for the parallel stack layout.
The organization of the stack blocks in X and Y- axis with respect to the quay affects
the throughput performance. In Table 8, for the shortest throughput (E[CTu]) case, the
number of stack blocks along the X-axis is 2 and the number of stack blocks along the
Y-axis is 9. The throughput time increases as the number of modules along the X-axis
increases. In this research, we also estimate the number of stack blocks that are required
to store the fixed number of containers. Each stack module along the Y-axis has two
stack blocks except the first and the last module, which each contains one stack block.
The total number of stack blocks is given by Nsmx× (2Nsmy − 2). For this particular
instance (Nsmx = 2 Nsmy = 9) the total number of stack blocks is 32 (2× 16).
Each stack block has a specific length, width and height that depends on the number
of rows, bays and tiers respectively. The model also provides information about the
27
impact of different combinations of rows, bays and tiers on throughput time. Here, Nr,
Nb and Nt denote the number of rows, the number of bays and the number of tiers
respectively.
Table 8, shows that the shortest throughput time (E[CTu])=597 sec is given by a
stack layout with two modules along the X-axis, nine modules along the Y-axis, and 10,
18, and 5 rows, bays and tiers respectively. Therefore, each block has 900 containers (10).
In general, we observe that a smaller number of stack modules along the X-axis and larger
number of modules along the Y-axis yields better throughput time performance. From
Table 9, we can see that for the low performing stack layout, the expected throughput
time is 1592 sec corresponding to six stack modules along the X-axis and three stack
modules along the Y-axis respectively.
Tables 10 and 11 list five high performing and five low performing stack layout con-
figurations respectively for 36,000 stack locations. High performance stack layout con-
figuration consists two stack modules along X-axis and nine stack modules along Y-axis.
Throughput time for the high configuration is 624 sec. However, throughput time for the
low performing stack layout configuration is 1537 sec with two and eight stack modules
along X and Y-axis respectively. The main difference between high and low-performing
designs is therefore not only determined by the number of modules along the X- or Y-
axis, but also by the width and length of the individual blocks. The poor performing
layout has long but narrow blocks, whereas the high performing layout has wide, shorter
blocks.
Similarly, Tables 12 and 13 list five high performing and five low performing stack
layout configurations respectively for 48,000 stack locations. Throughput time for the
high stack layout configuration is 664 sec (Nsmx = 2, Nsmy = 9 and Nr = 10) while
throughput time for the low stack layout configuration is 1286 sec (Nsmx = 2, Nsmy = 5
and Nr = 9).
Table 8: Good Terminal Layout Design Choices when the total number of storage loca-
tions is 28800 (container arrival rate: 126 containers/hr; 15 ALVs )
Nsmx Nsmy Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
2 9 10 18 5 32 4.9 70% 260 0.05 65% 280.4 0.05 6% 56.7 597.0
2 8 10 21 5 28 4.9 70% 260 0.04 65% 279.1 0.07 7% 59.4 598.5
2 9 9 20 5 32 4.9 70% 260 0.05 65% 281.6 0.06 6% 57.0 598.6
2 7 10 24 5 24 4.9 70% 260 0.04 64% 277.3 0.09 9% 62.5 599.7
4 5 10 18 5 32 4.9 70% 260 0.05 66% 283.3 0.05 6% 56.7 600.0
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Table 9: Poor Terminal Layout Design Choices when the total number of storage locations
is 28800 (container arrival rate: 126 containers/hr; 15 ALVs )
Nsmx Nsmy Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
4 4 10 40 3 24 4.9 70% 260 8.7 97% 666.8 0.1 9% 67.4 994.2
2 9 5 60 3 32 4.9 70% 260 11.9 98% 761.1 0.1 9% 85.9 1107.0
2 5 9 67 3 16 4.9 70% 260 17.2 99% 914.5 0.3 20% 99.1 1273.6
2 8 4 65 4 28 4.9 70% 260 26.3 99% 1174.6 0.2 12% 97.5 1532.1
6 3 8 30 5 24 4.9 70% 260 29.4 99% 1265.7 0.1 9% 66.4 1592.1
Table 10: Good Terminal Layout Design Choices when the total number of storage
locations is 36000 (container arrival rate: 126 containers/hr; 15 ALVs )
Nsmx Nsmy Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
2 9 10 23 5 32 4.9 70% 260 0.09 70% 303.1 0.06 6% 60.9 624.0
2 8 10 26 5 28 4.9 70% 260 0.09 70% 301.6 0.08 8% 63.9 625.5
2 9 9 25 5 32 4.9 70% 260 0.10 70% 304.2 0.06 7% 61.6 625.8
2 7 10 30 5 24 4.9 70% 260 0.10 70% 304.2 0.10 10% 68.2 632.4
2 8 9 29 5 28 4.9 70% 260 0.11 71% 308.1 0.08 8% 65.8 633.9
Table 11: Poor Terminal Layout Design Choices when the total number of storage loca-
tions is 36000 (container arrival rate: 126 containers/hr; 15 ALVs )
Nsmx Nsmy Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
2 6 10 60 3 20 4.9 70% 260 6.1 96% 587.2 0.2 15% 89.8 937.1
2 7 6 63 4 24 4.9 70% 260 9.7 98% 694.8 0.2 13% 96.3 1051.1
4 5 10 38 3 32 4.9 70% 260 11.6 98% 750.3 0.1 7% 64.6 1074.9
2 6 7 65 4 20 4.9 70% 260 11.6 98% 751.4 0.2 16% 100.2 1111.5
2 8 4 65 5 28 4.9 70% 260 26.3 99% 1174.6 0.2 12% 103.2 1537.8
Table 12: Good Terminal Layout Design Choices when the total number of storage
locations is 48000 (container arrival rate: 126 containers/hr; 15 ALVs )
Nsmx Nsmy Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
2 9 10 30 5 32 4.9 70% 260 0.24 77% 337.0 0.07 7% 67.5 664.4
2 8 10 35 5 28 4.9 70% 260 0.29 79% 345.2 0.10 9% 72.8 678.0
2 9 9 34 5 32 4.9 70% 260 0.32 79% 348.5 0.08 7% 70.5 679.0
2 7 10 40 5 24 4.9 70% 260 0.37 80% 354.6 0.13 11% 78.5 693.1
2 8 9 39 5 28 4.9 70% 260 0.41 81% 359.6 0.10 9% 76.1 695.7
Table 13: Poor Terminal Layout Design Choices when the total number of storage loca-
tions is 48000 (container arrival rate: 126 containers/hr; 15 ALVs )
Nsmx Nsmy Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
2 9 10 50 3 32 4.9 70% 260 7.5 97% 630.2 0.01 8% 77.1 967.3
4 4 10 40 5 24 4.9 70% 260 8.7 97% 666.8 0.13 11% 78.5 1005.3
4 5 10 38 4 32 4.9 70% 260 11.6 98% 750.3 0.08 7% 70.0 1080.3
2 9 5 60 5 32 4.9 70% 260 11.9 98% 761.1 0.14 10% 97.0 1118.1
2 5 9 67 5 16 4.9 70% 260 17.2 99% 914.5 0.37 22% 112.0 1286.5
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5.2 Comparison between Parallel and Perpendicular Stack Layout
In this subsection, we compare parallel stack layout configurations to perpendicular stack
layout configurations based on throughput times (E[CTu]). The analytical model for the
perpendicular stack layout is adopted from Roy and De Koster [2012]. We perform 12
experiments based on the design parameters discussed in the previous section. Since
the stack blocks are perpendicular to quay, we use a wide range for varying the number
of stack blocks: from 10 to 120. The other design settings remain the same. Table 14
lists five high-performing perpendicular stack layout configurations and Table 15 lists
five low-performing perpendicular stack layout configurations based on throughput times
(E[CTu]) with a total of 28,800 stack locations and 15 ALVs. For the same number
of storage locations and ALVs, Tables 8 and 9 list five high-performing and five low-
performing parallel stack layout configuration respectively.
For the best parallel layout configuration, the throughput time is 597 sec (Table 8),
while for the best perpendicular stack layout configuration, the throughput time is 624
sec (Table 14) i.e, a difference of 4%. Thus, the throughput time performance for the
parallel stack layout is marginally better than the perpendicular stack layout. However,
as evident from Table 16, this percentage difference go upto 12% when the number of
storage locations is 48000 and the container arrival rate is 108/hr.
Our results are consistent with the finding obtained by Wiese et al. [2011b]. The
straddle carrier cycle time, which is defined as the sum of the time needed for stacking
operations and the round-trip travel time (from quayside to the stackside and back),
is about 2.3% less in the case of parallel stack layout than perpendicular stack layout.
However, we expect that by also including the landside operations, the throughput time
in the case of parallel stack layout may increase due to additional congestion along the
driving lanes.
Table 14: Best configurations for perpendicular layout of stack blocks with container
arrival rate of 126 containers/hr and 15 ALVs
Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts] (sec) E[CTu] (sec)
10 29 5 20 2.5 59% 172.7 0.02 57% 246.0 2.0 25% 202.8 621.6
9 32 5 20 2.5 59% 172.7 0.01 55% 234.4 2.3 27% 220.9 628.1
6 32 5 30 2.5 59% 172.7 0.04 63% 269.5 1.4 18% 192.9 635.2
7 28 5 30 2.5 59% 172.7 0.08 67% 288.4 1.1 17% 174.1 635.2
8 24 5 30 2.5 59% 172.7 0.14 71% 308.1 0.9 15% 156.2 637.1
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Table 15: Poor configurations for perpendicular layout of stack blocks with container
arrival rate of 126 containers/hr and 15 ALVs
Nr Nb Nt Ns Lq Uq E[Tq] (sec) Lv Uv E[Tv] (sec) Ls Us E[Ts](sec) E[CTu] (sec)
10 58 5 10 2.5 59% 172.7 0.00 36% 152.3 44.9 81% 1514.5 1839.5
4 120 3 20 2.5 59% 172.7 0.00 41% 177.1 46.3 69% 1719.2 2069.1
9 64 5 10 2.5 59% 172.7 0.00 34% 147.4 78.8 87% 2502.2 2822.3
10 72 4 10 2.5 59% 172.7 0.00 36% 152.3 149.7 92% 4539.5 4864.6
8 72 5 10 2.5 59% 172.7 0.00 33% 142.5 282.8 96% 8352.1 8667.3
Table 16: Percentage expected throughput time difference obtained from optimal parallel
vs optimal perpendicular stack layout
V Locations λa (per hour) E[CT ∗u ] (Parallel) E[CT ∗u ] (Perpendicular) % Diff.
15 28800 126 597.0 621.6 4%
20 28800 126 595.7 621.1 4%
15 28800 108 545.9 590.1 8%
20 28800 108 545.5 590.0 8%
15 36000 126 624.0 664.7 7%
20 36000 126 621.4 664.7 7%
15 36000 108 571.9 630.2 10%
20 36000 108 571.0 630.1 10%
15 48000 126 664.4 715.5 8%
20 48000 126 657.7 707.3 8%
15 48000 108 609.4 681.8 12%
20 48000 108 609.4 679.6 12%
5.3 Performance Ranks
To rank the performance of both parallel and perpendicular stack layout we use the
Tukey test (Hsu [1996]) with 95% confidence interval. The main idea of the Tukey’s test
is to compute the honestly significant difference between two means using a statistical
distribution defined by Student and called the q distribution.
For parallel stack layout, we vary the number of stack blocks, the number of rows, the
number of bays, the number of modules in the X and the Y-axis, and number of tiers to
obtain 336 different configurations (for three levels of storage locations: 28800, 36000, and
48000). Likewise, for a perpendicular stack layout, we vary the number of stack blocks,
the number of rows, the number of bays, and number of tiers to obtain 252 different
configurations For each configuration, we obtain the throughput time performance for
11 different container arrival rates and two levels of vehicles.In sum, we had throughput
time measure for 16,632 (252×3×11×2) perpendicular stack scenarios and 22,176 (336×
3×11×2) parallel stack scenarios. Then we perform all-pairwise comparison and obtain
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homogeneous subsets of configurations using Tukey’s honest significance test. We denote
a parallel and a perpendicular configuration using the notations Pl_Ns_Nr_Nb_Nt and
Pr_Ns_Nr_Nb_Nt respectively.
We show the first three homogeneous subsets that ranks the configurations based
on average throughput times for 28800, 36000, and 48000 storage locations (see Tables
17-19). For storage location of 28800, we see that the best performing subset (with 16
configurations) has 14 parallel stack layout configurations and 2 perpendicular layout
configurations. The second subset has new perpendicular stack layout configurations
whose mean performance vary significantly from the layout configurations present in the
first group. Likewise, for 36000 and 48000 storage locations, the best subset has only
2-3 perpendicular stack layout configurations that are not significantly different from the
other parallel stack layout configurations present in the same group.
Table 17: Top 3 stack configuration groups (for 28800 storage locations) based on Tukey’s
range test
Configuration Subset 1 Subset 2 Subset 3
Pl_28_10_21_5 570.3
Pl_28_9_23_5 572.7 572.7
Pl_28_8_26_5 580.9 580.9 580.9
Pl_20_10_29_5 583.6 583.6 583.6
Pl_28_10_26_4 591.1 591.1 591.1
Pl_20_9_32_5 593.5 593.5 593.5
Pl_28_7_30_5 594.6 594.6 594.6
Pl_28_9_29_4 599.0 599.0 599.0
Pr_20_10_29_5 605.0 605.0 605.0
Pl_32_10_18_5 605.7 605.7 605.7
Pl_20_8_36_5 609.2 609.2 609.2
Pr_20_9_32_5 610.7 610.7 610.7
Pl_28_8_33_4 612.8 612.8 612.8
Pl_28_6_35_5 614.1 614.1 614.1
Pl_20_10_36_4 614.9 614.9 614.9
Pl_24_10_24_5 616.4 616.4 616.4
Pr_30_7_28_5 620.1 620.1
Pr_30_6_32_5 620.1 620.1
Pr_30_8_24_5 621.2 621.2
Pr_20_8_36_5 623.8
Pl_28_7_37_4 627.0
Pr_20_10_36_4 629.6
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Table 18: Top 3 stack configuration groups (for 36000 storage locations) based on Tukey’s
range test
Configuration Subset 1 Subset 2 Subset 3
Pl_28_10_26_5 596.5
Pl_28_9_29_5 604.4 604.4
Pl_28_8_33_5 618.2 618.2 618.2
Pl_20_10_36_5 620.6 620.6 620.6
Pl_28_10_33_4 628.4 628.4 628.4
Pl_28_7_37_5 632.5 632.5 632.5
Pl_28_9_36_4 636.9 636.9 636.9
Pl_20_9_40_5 637.3 637.3 637.3
Pr_20_10_36_5 647.6 647.6 647.6
Pr_30_8_30_5 648.0 648.0 648.0
Pr_30_7_35_5 653.0 653.0
Pr_30_9_27_5 653.6 653.6
Pl_28_8_41_4 658.1 658.1
Pl_28_6_43_5 659.4 659.4
Pl_20_8_45_5 659.4 659.4
Pr_30_6_40_5 659.7 659.7
Pr_30_10_24_5 660.4
Pr_20_9_40_5 662.4
Pl_20_10_45_4 665.5
Pr_30_9_34_4 671.9
Pr_30_8_38_4 672.0
Pr_40_5_36_5 672.3
Pr_40_6_30_5 673.2
Pr_30_10_30_4 673.3
6 Conclusions
This research is a first attempt to develop integrated models for the seaside operations
of container terminals with a parallel stack layout by taking into account the stochastic
interactions among the quayside, vehicle transport and stackside processes. With the help
of extensive numerical experiments (22176 for parallel and 16632 for perpendicular), we
are able to show that terminals with parallel stack layout are slightly better (4%-12%)
than those with perpendicular stack layout as the best performing layout in the former
requires less throughput time for completing one cycle of the seaside operation. Further,
we see that even among terminals which have a parallel stack layout, those terminals that
have a smaller number of stack modules along the X-axis and more stack modules along
the Y-axis show shorter expected unload throughput times. Although we show that the
parallel layout are better in practice, other aspects (such as decoupling of loads between
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Table 19: Top 3 stack configuration groups (for 48000 storage locations) based on Tukey’s
range test
Configuration Subset 1 Subset 2 Subset 3
Pl_28_10_35_5 644.8
Pl_28_9_39_5 660.1 660.1
Pl_28_8_43_5 675.2 675.2 675.2
Pl_28_10_43_4 686.7 686.7 686.7
Pl_20_10_48_5 688.8 688.8 688.8
Pr_30_9_36_5 695.8 695.8 695.8
Pr_30_10_32_5 696.3 696.3 696.3
Pr_30_8_40_5 696.8 696.8 696.8
Pl_28_7_49_5 703.6 703.6 703.6
Pl_28_9_48_4 710.0 710.0
Pr_30_7_46_5 710.1 710.1
Pr_40_6_40_5 716.3 716.3
Pl_20_9_54_5 720.1 720.1
Pr_30_10_40_4 720.8 720.8
Pr_40_7_35_5 722.5
Pr_30_9_45_4 726.9
Pr_40_5_48_5 727.0
Pr_20_10_48_5 733.8
Pr_40_8_30_5 734.0
Pr_30_8_50_4 735.1
sea and landside, safety of the drivers and vehicle congestion) need to be considered while
choosing the optimal stack block layout.
We believe that stochastic models of the container handling operations can help
in better and faster design of container terminals and can also improve the container
handling efficiency of existing terminals.
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A Vehicle Travel Time from Quayside to Stackside
We here consider the case when an ALV travels from quayside to stackside. In this
situation, if permissible, the vehicle uses shortcut paths to reach the destination stack
block. The selection of the shortcut path depends on the relative position of the index
of the QC and the destination stack block. Note that several feasible travel paths exist
to reach the destination stack block from the originating QC. We enumerate the possible
route combination from quayside to stackside for the vehicle path topology, described
in Figure 3. After estimating the sum of travel times for all cases, we determine the
average travel time by dividing the sum of total travel time by the number of all possible
travel routes from quayside to the stackside, which corresponds to a random storage
strategy. Table 20 lists the terms that are used in this paper for denoting the various
travel time expressions. In this table, we also include the number of possible feasible
routes corresponding to all travel time scenarios for terminal layout shown in Figure 3.
Table 20: Table to show terminology used in this paper for time expression
Scenarios Cases Subcases Terminology fortime expressions
Number of possible routes
(refer to Figure 3)
Scenario 1 Case I NA T
qs
s1c1 48
Case II T qss1c2 144
Scenario 2
Case I Subcase I T qss2c11 24
Subcase II T qss2c12 72
Case II Subcase I T qss2c21 24
Subcase II T qss2c22 72
Scenario 3
Case I Subcase I T qss3c11 144
Subcase II
Condition 1 T qss3c12,1 6
Condition 2 T qss3c12,2 6
Condition 3 T qss3c12,3 36
Case II Subcase I T qss3c21 144
Subcase II
Condition 1 T qss3c22,1 6
Condition 2 T qss3c22,2 6
Condition 3 T qss3c22,3 36
Scenario 1: When the stack blocks lie completely to the left of the first shortcut path,
SP1.
If Nsrmx[k] represents the number of stacks lying to the right of the shortcut path k.
Then the index i varies as {1, . . . , (Nsmx −Nsrmx[1]− 1)}. While the other indices vary
as l = {1, . . . , Nbs} and k = {1, . . . , Nqc}.
Case I: In this case, the stack blocks lie in the first stack module along the Y-axis (i.e.
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j = 1).
For the layout shown in Figure 3, Equation 29 is applicable when ALVs move from
any one of the QCs (QC1, QC2, QC3, QC4, QC5 or QC6) to the stack block SC1. The
expression
(
Dex
2 +Wbl +Wbq
(Nbq−1)
2
)
represents the distance travelled by the ALVs in
the transportation path along the quayside. The term Wl, denotes length of shortcut
path from which ALVs move to stackside. The expression (Nlbs[k]S + 2(Xe + Ddl) +
(Nsmx −Nsrmx[k]− i)(Wsb + 2Ddl +Dd)) denotes the distance to reach the destination
stack block from end of shortcut path.
T qss1c1 =
Nsmx−Nsrmx[1]−1∑
i=1
Nqc∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl +Nlbs[k]S
+2(Xe +Ddl) + (Nsmx −Nsrmx[k]− 1− i)(Wsb + 2Ddl +Dd) + (Nbs − l)S
+
Dt
2
+
S
2
)
1
hv
(29)
To explain Equation 29, we consider the movement of an ALV from QC4 to the
lth buffer of SC1 in the layout shown in Figure 3. For this layout, Nsmx is 4 and
Nsrmx[4], the number of stack modules to the right of fourth shortcut path, SP4 along
X-axis is 1. We are considering SC1 as destination stack block which corresponds to
i = 1 and j = 1. Now, we can determine the value of term (Nsmx − Nsrmx[k] − 1 − i)
as 1 (see Equation 30). Container loaded ALV moves from the QC4 to the shortcut
path SP4 after travelling
(
Dex
2 +Wbl +Wbq
(Nbq−1)
2
)
distance units. Now, ALV takes the
shortcut path of length Wl units to reach the main guide path. The ALV again travels
(Nlbs[4]S +Xe +Ddl) distance units to cross the stack block that is directly connected
with the shortcut path SP4. Then, the ALV moves towards the left side of main guide
path and travels (Wsb + 2Ddl +Dd) distance units to reach the destination stack block
SC1. Again, ALV travels (Xe +Ddl) distance units to reach the destination buffer lane
of the stack block SC1. Finally, the ALV reaches the specific buffer lane after travelling
(Nbs − l)S distance units. Here, hv denotes the ALV travel velocity.
TQC4,SC1s1c1 =
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl +Nlbs[4]S + 2(Xe +Ddl) + 1(Wsb
+2Ddl +Dd) + (Nbs − l)S + Dt
2
+
S
2
)
1
hv
(30)
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Case II: In this case, the destination stack blocks lie in a stack module other than the
first stack module along the Y-axis.
The index j varies from j = {2, . . . , Nsmy}. The travel time expression for this case
is given in Equation 31. For the given layout, Equation 31 is applicable when ALVs move
from any one of the QC (QC1, QC2, QC3, QC4, QC5 or QC6) to the stack block (SC2,
SC3, SC4, SC5 or SC6).
TQC4,SC1s1c2 =
Nsmx−Nsrmx[1]−1∑
i=1
Nsmx∑
j=2
Nqc∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl
+(Nlbs[k])S + 2(Xe +Ddl) + (Nsmx −Nsrmx[k]− i)(Wsb + 2Ddl +Dd) +
(j − 1)(2Dt + 2Wsr +Ws) + (l − 1)S + Dt
2
+
S
2
)
1
hv
(31)
For instance, we consider the movement of an ALV from QC4 to the lth buffer of SC5
as described in Figure 3 and derive the travel time expression using Equation 31. For
the layout, Nsmx is 4 and Nsrmx[4], the number of stack modules to the right of fourth
shortcut path corresponding to origin QC taken along X-axis is 1. We are considering SC5
which corresponds to i = 1 and j = 3. Now, the value of term (Nsmx−Nsrmx[k]− 1− i)
is 1 (similar to the Case 1 as shown in Equation 32). The container loaded ALV moves
from QC4 to the shortcut path SP4 after travelling
(
Dex
2 +Wbl +Wbq
(Nbq−1)
2
)
distance
units. Now, ALV takes the shortcut path of length Wl units to reach the main guide
path. The ALV again travels (Nlbs[4]S +Xe+Ddl) units to cross the stack block that is
directly connected with shortcut path SP4. Further, ALV moves left side of main guide
path and travels 2(Wsb+2Ddl+Dd) distance units in X-axis and then 2(2Dt+2Wsr+Ws)
distance units in Y-axis to reach the destination stack block SC5. Again, the ALV travels
(Xe +Ddl) distance units to reach the buffer lane assigned to the vehicle in stack block
SC1. Finally, the ALV reaches the destination buffer lane after travelling (l−1)S distance
units .
TQC4,SC5s1c2 =
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (Nlbs[4])S + 2(Xe +Ddl) + (Wsb
+2Ddl +Dd) + 2(2Dt + 2Wsr +Ws) + (l − 1)S + Dt
2
+
S
2
)
1
hv
(32)
Scenario 2: When the stack blocks lie completely to the right of the last shortcut path,
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SPNqc .
In this case, the index i takes the value from the set {(Nsmx−Nrsmx[Nqc]+1), . . . , Nsmx}.
There exists several possible paths that a vehicle can take to reach the destination stack
block. However, we consider only the shortest path for vehicle movement. An ALV can
either follow the main guide path or can go via the shortcut path depending on the least
travel distance.
Case I: In this case, the shortcut path is connected with the stack module taken along
the X-axis, which also includes the last shortcut path i.e., k >= ky[Nsmx −Nsrmx[Nqc]]
Subcase I: In this subcase, the stack blocks lie in a stack module along the Y axis other
than the first stack module (i.e. j = {2, . . . , Nsmy}).
In this subcase, the ALV can either take a shortcut path to reach the destination
stack block or the ALV can go via the main guide path, whichever is shorter. Equations
33 and 34 represent the distance travelled from the originating QC to the assigned stack
block via the shortcut path and the main guided path respectively. To develop the travel
time expression, we consider the minimum of the two travel distances, D1s2c11 and D
2
s2c11
(see Equation 35). For the layout shown in Figure 3, Equation 35 is applicable when
ALVs move from the QC (QC4, QC5 or QC6) to the stack block (SC20, SC21, SC22,
SC23 or SC24).
D1s2c11
=
Nsmx∑
i=(Nsmx−Nsrmx[Nqc]+1)
Nsmy∑
j=2
Nqc∑
k=ky[Nsmx−Nsrmx[Nqc]]
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl +Nlbs[k]S + 2(Xe +Ddl) + (j − 1)(2Dt + 2Wsr +Ws) + (i− (Nsmx −
Nsrmx[k]))(2Ddl +Dd +Wsb) + (l − 1)S + Dt
2
+
S
2
)
(33)
D2s2c11
=
Nsmx∑
i=(Nsmx−Nsrmx[Nqc]+1)
Nsmy∑
j=2
Nqc∑
k=ky[Nsmx−Nsrmx[Nqc]]
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+
(Nqc − k)(Dex +Din) + Lr +Wl + L′r +Ddl +Xe + (l − 1)S + (Nsmx − i+
1)(2Ddl +Wsb +Dd)−Dd + (j − 1)(2Dt + 2Wsr +Ws) + Dt
2
+
S
2
)
(34)
T qss2c11
=Min
{
D1s2c11 , D
2
s2c11
}
1
hv
(35)
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For instance, we consider the movement of an ALV from QC5 to the lth buffer of
SC22 (shown in Figure 3). For the given layout Nsmx is 4, Nqc is 6 and Nsrmx[5], number
of stack modules to the right of fifth shortcut path, SP5 is 1. We are considering SC22
which corresponds to i = 4 and j = 3. For this case, the ALV takes the shortcut
path or the main guide path to reach the destination stack block, whichever is shorter.
Equation 36 evaluates the distance travelled by an ALV via the shortcut path. The
container loaded ALV moves from the QC5 to the shortcut path SP5 after travelling
(Dex2 +Wbl+Wbq
(Nbq−1)
2 ) distance units. Now, the ALV takes the shortcut path of length
Wl distance units to reach the main guide path. The ALV again travels (S + (Xe+Ddl)
distance units, left to the shortcut path to reach the immediate driving lane. Further,
the ALV travels (2(2Dt + 2Wsr +Ws)) distance units in the Y-axis to reach the third
transfer lane that is connected with the stack block SC22. Now, ALV moves along
uni-directional transfer lane and reaches the lth buffer of destination stack block after
travelling ((2Ddl +Dd +Wsb) + (Xe +Ddl) + (l − 1)S + Dt2 + S2 ) distance units.
D1s2c11
=
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + S + 2(Xe +Ddl) + 2(2Dt + 2Wsr +Ws)
+(2Ddl +Dd +Wsb) + (l − 1)S + Dt
2
+
S
2
)
(36)
Equation 37 evaluates the time taken to reach SC22 from the originating QC5 via
the main guide path. The container loaded ALV moves from the QC5 to reach the main
guide path after travelling (Dex2 +Wbl +Wbq
(Nbq−1)
2 + (Dex +Din)) distance units. Now
the ALV follows the main guide path and travels (Lr+Wl+L′r+(2Ddl+Wsb)) distance
units to reach the driving lane that lies to the left of the destination stack module along
the X-axis (for this particular instance, the driving lane lies left to the 4th stack module
taken along X-axis). Now, the ALV moves along the Y-axis using the driving lane and
reaches the transfer lane that connects the destination stack block SC22 after travelling
2(2Dt + 2Wsr +Ws) distance units. Finally, the ALV travels ((l − 1)S + Dt2 + S2 ) units
to reach the lth buffer of the destination block.
D2s2c11
=
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+ (Dex +Din) + Lr +Wl + L
′
r +Ddl +Xe +
(2Ddl +Wsb) + 2(2Dt + 2Wsr +Ws) + (l − 1)S + Dt
2
+
S
2
)
(37)
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Now, Equation 38 considers minimum of D1s2c11 and D
2
s2c11
and estimates the mini-
mum travel time to reach the destination block SC22 from originating QC5.
TQC5,SC22s2c11
=Min
{
D1s2c11
, D2s2c11
}
1
hv
(38)
Subcase II: In this subcase, the stacks lie in the first stack module along the Y-axis
(j = 1).
In this subcase, the ALV cannot go via any shortcut path due to the uni-directional
path constraints. So, the ALV reaches the destination block only via the main guide
path. The travel time expression for this case is given in Equation 39. For the layout
shown in Figure 3, Equation 39 is applicable when an ALV moves from any one of the
QCs (QC4, QC5 or QC6) to the stack block SC19.
T qss2c12
=
Nsmx∑
i=Nsmx−Nsrmx[Nqc]+1
Nqc∑
k=ky[Nsmx−Nsrmx[Nqc]]
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+
(Nqc − k)(Dex +Din) + Lr +Wl + L′r +Ddl +Xe + (Nlbs − l)S + (Nsmx − i)
(2Ddl +Wsb +Dd) +
Dt
2
+
S
2
)
1
hv
(39)
For instance, we consider the movement of an ALV from QC5 to the lth buffer of the
SC19 (shown in Figure 3). Here, Nsmx is 4, Nqc is 6 and Nsrmx[5], the number of stack
modules to the right of the fifth shortcut path corresponding to the originating QC taken
along the X-axis, is 1. We are considering SC19, which corresponds to i = 4 and j = 1.
Equation 40 evaluates the distance travelled by an ALV via the main guide path.
The container loaded ALV moves from the QC5 to the main guide path after travelling
(Dex2 +Wbl +Wbq
(Nbq−1)
2 + (Dex +Din)) distance units. Now, the ALV follows the main
guide path and travels (Lr + Wl + L′r) distance units to reach the destination block.
Finally, the ALV travels (Ddl +Xe + (Nlbs − l)S + Dt2 + S2 ) distance units to reach the
lth buffer of destination stack block SC19.
TQC5,SC19s2c12
=
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+ (Dex +Din) + Lr +Wl + L
′
r +
Ddl +Xe + (Nlbs − l)S + Dt
2
+
S
2
)
1
hv
(40)
Case II: The shortcut path is connected to the stack module taken along the X-axis,
which also includes the the first shortcut path i.e., k < ky[Nsmx −Nsrmx[Nqc]].
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Subcase I: In this case, the stack blocks lie in a stack module along the Y-axis other
than the first stack module i.e., j = {2, . . . , Nsmy}.
The ALVs can either follow the main guide path, where the travel time is given in
Equation 43 or use a different shortcut path. For example, in the layout shown in Figure
3, ALVs can either follow the main guide path or can go via one of two available shortcut
routes to reach any one of the stack blocks (SC20, SC21, SC22, SC23 or SC24) from the
QC (QC1, QC2 or QC3). (The shortcut routes SP1 and SP4 are the first shortcut paths
connected to stack blocks SC7 and SC13 respectively).
We use a variable (n) to denote the stack module taken along X-axis that are directly
connected with the shortcut paths. In this paper, we consider a symmetric CT layout
and assume that only two stack modules along X-axis (module including SC7 and the
module including SC13) have a direct access to the shortcut paths. Therefore, n takes
two values i.e., n ∈ {Nsmx2 , Nsmx2 + 1}. Since Nsmx is 4 for the layout shown in Figure 3,
n takes the values from {2, 3}.
We also use the term ky[n] in deriving the travel time expressions. The term ky[n]
denotes the index of the first shortcut path connected to nth stack module taken along
X-axis. For the layout shown in Figure 3, if we consider n = 2 then the value of ky[2]
is 1, i.e., SP1 is the first shortcut path that is connected with the second stack module
taken along the X-axis. Similarly, for n = 3, the value of ky[3] is 4 i.e., shortcut number
four (SP4) is the first shortcut that is connected with the third stack module taken along
the X-axis. We use this term to switch the ALVs from main guide path to the driving
lane that lies immediately to the left of the shortcut path. Further, we use another term
kx(i, l), which represents the index of the closest shortcut path to the lth buffer of the
stack block that lies in the ithth stack module taken along the X-axis.
Equation 41 represents the distance travelled by an ALV to reach the destination
stack block via two shortcut paths whereas Equation 42 finds the minimum of these two
shortcut travel distances. Further, Equation 44 represents the minimum travel time of
all possible cases taken by the ALV to reach the destination stack block. Finally, for the
given layout, Equation 44 is applicable when ALVs move from any one of the QCs (QC1,
QC2 or QC3) to the stack block (SC20, SC21, SC22, SC23 or SC24).
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Dns2C21
=
Nsmx∑
i=Nsmx−Nsrmx[Nqc]+1
Nsmy∑
j=2
k=ky[Nsmx−Nsrmx[Nqc]]−1∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + abs(ky[n]− k)(Dex +Din) +Nlbs[ky[n]]S + 2(Xe +
Ddl) + (j − 1)(2Dt + 2Wsr +Ws) + (i− n)(2Ddl +Dd +Wsb) + (l − 1)S +
+
Dt
2
+
S
2
)
(41)
Ds2c21 (1) =Min
{
D2s2c21 , D
3
s2c21
}
(42)
Ds2c21 (2) =
Nsmx∑
i=Nsmx−Nsrmx[Nqc]+1
Nsmy∑
j=2
k=ky[Nsmx−Nsrmx[Nqc]]−1∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+ (Nqc − k)(Dex +Din) + Lr +Wl + L′r +Ddl +Xe + (l −
1)S + (Nsmx − i+ 1)(2Ddl +Wsb +Dd)−Dd + (j − 1)(2Dt + 2Wsr
+Ws) +
Dt
2
+
S
2
)
(43)
T qss2c21
=Min
{
Ds2c21 (1), Ds2c21 (2)
}
1
hv
(44)
For instance, we consider the movement of an ALV from QC2 (k = 2) to the lth
buffer of SC24. We consider stack block SC24 which corresponds to i = 4 and j = 4.
As discussed earlier, there are three possible routes to reach the destination block SC24
from QC2. The two shortcut paths, SP1 and SP4 connects with stack blocks, SC7 and
SC13 respectively, whereas the third path uses the main guide path. Here, we use the
same variable n (see Equation 41) to estimate the distance between two shortcut paths.
The Equations 45 and 46 represent the distance travelled via an ALV corresponding to
the shortcut paths, SP1 and SP4 respectively.
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D2s2C21
=
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (Dex +Din) +Nlbs[1]S + 2(Xe +Ddl)
+3(2Dt + 2Wsr +Ws) + 2(2Ddl +Dd +Wsb) + (l − 1)S + Dt
2
+
S
2
)
(45)
D3s2C21
=
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + 2(Dex +Din) +Nlbs[4]S + 2(Xe +Ddl)
+3(2Dt + 2Wsr +Ws) + (2Ddl +Dd +Wsb) + (l − 1)S + Dt
2
+
S
2
)
(46)
In Equation 47, we determine the minimum of two distance quantities,D2s2C21 andD
3
s2C21
.
Ds2c21 (1) =Min
{
D2s2C21
, D3s2C21
}
(47)
Now, there exists one more route leading to the destination stack block via the main
guide path. The distance which is expressed in Equation 48.
Ds2c21 (2) =
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+ 4(Dex +Din) + Lr +Wl + L
′
r +Ddl +
Xe + (l − 1)S + (2Ddl +Wsb) + (3)(2Dt + 2Wsr +Ws) + Dt
2
+
S
2
)
(48)
After considering all possible routes for this particular instance, Equation 49 estimates
minimum the required time to reach the destination block SC24 from the originating QC,
QC2.
TQC2,SC24s2c21
=Min
{
Ds2c21(1), Ds2c21(2)
}
1
hv
(49)
Subcase II: In this subcase, the stack blocks lie in the first stack module along the
Y-axis (j = 1).
For this subcase, the ALVs can reach the destination stack blocks from the QCs only
via the main guide path due to uni-directional path constraints. Equation 51 represents
the travel time expression for the movement of an ALV from QC2 to SC19. For the given
layout, Equation 51 is applicable when ALVs move from any one of the QCs (QC1, QC2
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or QC3) to the stack block (SC20, SC21, SC22, SC23 or SC24).
T qss2c22
=
Nsmx∑
i=Nsmx−Nsrmx[Nqc]+1
ky[Nsmx−Nsrmx[Nqc]]−1∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+ (Nbq
−k)(Dex +Din) + Lr +Wl + L′r +Ddl +Xe + (Nbs − l)S + (Nsmx − i)
(2Ddl +Wsb +Dd) +
Dt
2
+
S
2
)
(50)
For instance, we consider the movement of an ALV from QC2 (k = 2) to the lth buffer
of SC19 in the layout (shown in Figure 3). Here, Nsmx is 4, Nqc is 6 and Nsrmx[5], the
number of stack modules to the right of the fifth shortcut path SP5, is 1. We consider
SC19, which correspond to i = 4 and j = 1.
Equation 40 evaluates the distance travelled by an ALV via the main guide path.
Container loaded ALV moves from the QC2 to the main guide path after travelling
(Dex2 +Wbl+Wbq
(Nbq−1)
2 +4(Dex+Din)) distance units. Now the ALV follows the main
guide path and travels (Lr + Wl + L′r) distance units to reach the destination block.
Finally, the ALV travels (Ddl+Xe+(Nbs− l)S+ Dt2 + S2 ) distance units to reach the lth
buffer of the destination stack block SC19.
TQC2,SC19s2c22
=
(
Dex
2
+Wbl +Wbq
(Nbq − l)
2
+ 4(Dex +Din) + Lr +Wl + L
′
r +Ddl +Xe
+(Nbs − l)S + Dt
2
+
S
2
)
(51)
Scenario 3: In this scenario, the destination stack blocks lie between the first shortcut
and the last shortcut path.
Case I: The destination stack block lies on the same stack module taken along X-axis
that also includes the first shortcut path i.e., i = Nsmx −Nsrmx[Nsrmx[1]]
Subcase I: The stack blocks lie in a stack module along the Y-axis (other than the first
Y stack module i.e., j = {2, . . . , Nsmy}).
For the layout, Equation 52 is applicable when ALVs move from any one of the QCs
(QC1, QC2, QC3, QC4, QC5 or QC6) to the stack block (SC8, SC9, SC10, SC11 or
SC12). In this case, all ALVs are routed through the driving lane that lies to the left of
the SC7.
47
T qss3c11
=
Nsmy∑
j=2
Nqc∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl +Nlbs[k]S + 2(Xe +Ddl)
+2(Xe +Ddl) + (Nsmx −Nsrmx[k]− i)(Wsb + 2Ddl +Dd) + (j − 1)
(2Dt + 2Wsr +Ws) + (l − 1)S + Dt
2
+
S
2
)
1
hv
(52)
Subcase II: In this subcase, the stack blocks lie in the first stack module along the
Y-axis (j = 1).
In this subcase, time expressions differ depending on the location of the buffer lane
relative to the shortcut path. For a given layout as shown in Figure 3, Equations 53 to
55 are applicable when ALVs move from the QC (QC1, QC2, QC3, QC4, QC5 or QC6)
to the stack block SC7 depending on the relative position of the buffer lanes and the
shortcut path.
Condition 1: The shortcut path k is connected with the stack module along the X-
axis (which is also connected with the first shortcut path) and the buffer lane at the
destination stack block lies right to the shortcut path k.
T qss3c12,1
=
ky[Nsmx−Nsrmx[Nqc]]−1∑
k=1
Nbs∑
l=Nlbs(k)
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (kx(i, l)− k)
(Dex +Din) +Nlbs[kx(i, l)− l]S + Dt
2
+
S
2
)
1
hv
(53)
Condition 2: The shortcut path k is connected with the stack module along the X-
axis (which is also connected with the first shortcut path) and the buffer lane at the
destination stack block lies left to the shortcut path k.
T qss3c12,2
=
ky[Nsmx−Nsrmx[Nqc]]−1∑
k=1
Nlbs(k)∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (Nlbs[k]− l)S
+
Dt
2
+
S
2
)
1
hv
(54)
Condition 3: The shortcut path k is connected with the stack module along the X-axis
(which is also connected with the last shortcut path) and the buffer lane at the destination
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stack block lies left to the shortcut path k.
T qss3c12,3
=
Nqc∑
k=ky[Nsmx−Nsrmx[Nqc]]
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl +Nlbs[k]S + 2Xe
+2Ddl + (Nbs − l)S + Dt
2
+
S
2
)
1
hv
(55)
Case II: The destination stack block lies in the same stack module taken along X-axis
that is connected with the last shortcut path i.e. i = Nsmx −Nsrmx[Nqc].
Subcase I: The stack blocks lie in a stack module along the Y-axis (other than the first
module i.e., j = {2, . . . , Nsmy}).
Similar to the Case II in Scenario 2, there exists multiple routes to reach the des-
tination stack blocks from all QCs. The ALVs can either follow the main guide path
(where the travel time is expressed by Equation 58) or use one of the multiple shortcut
paths. For example, ALVs can either follow the main guide path or can go via one of
two available shortcut routes to reach the stack block from the originating QC in the
layout shown in Figure 3. SP1 and SP4 are the first shortcut paths connected with the
stack blocks, SP7 and SP13 respectively. As described earlier, we consider a variable n
that represents the number of stack blocks in the first stack module (along the Y-axis)
directly connected with the shortcut path.
Equation 56 represents the distance travelled by ALVs to reach the destination stack
block via all possible shortcut paths and Equation 57 finds the minimum of all distances
along the possible shortcut paths. Further, Equation 59 represents the minimum travel
time along all possible shortcut paths taken by an ALV to reach the destination stack
block. Finally, for the given shown in Figure 3, Equation 59 is applicable when ALVs
move from any one of the QCs (QC1, QC2, QC3, QC4, QC5 or QC6) to stack block
(SC14, SC15, SC16, SC17 or SC18).
Dns3c21
=
Nsmy∑
j=2
Nqc∑
k=ky[Nsmx−Nsrmx[Nqc]]
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + abs(ky[n]
−k)(Dex +Din) +Nlbs[ky[n]]S + 2(Xe +Ddl) + (j − 1)(2Dt + 2Wsr +Ws)
+(i− n)(2D1 +Dd +Wsb) + (l − 1)S + Dt
2
+
S
2
)
(56)
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Ds3c21 (1) =Min
{
D1s2c21
, D2s2c21
}
(57)
Ds3c21 (2) =
Nsmy∑
j=2
Nqc∑
k=ky[Nsmx−Nsrmx[Nqc]]
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+ (Nqc − k)
(Dex +Din) + Lr +Wl + L
′
r +Ddl +Xe + (l − 1)S + (Nsmx − i+ 1)
(2Ddl +Wsb +Dd)−Dd + (j − 1)(2Dt + 2Wsr +Ws) + Dt
2
+
S
2
)
(58)
T qss3c21
=Min
{
Ds2c21 (1), Ds2c21 (2)
}
1
hv
(59)
Subcase II: In this subcase, the stack blocks lie in the first stack module along the
Y-axis (j = 1).
This subcase has a different travel time expression depending on the location of the
buffer lane relative to the shortcut path. For the given layout, Equation 58 is applicable
when ALVs move from any one of QCs (QC1, QC2, QC3, QC4, QC5 or QC6) to the stack
block SC13 depending on the relative position of the buffer lanes and the shortcut path.
Condition 1: The buffer lane lies to the right of the last shortcut path.
T qss3c22,1
=
Nqc∑
k=1
Nbs∑
l=Nlbs[Nqc]
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (Nqc − k)(Dex +Din)
+Lr +Wl +Ddl +Xe + (Nbs − 1)S + (Nsmx − i)(2Ddl +Wsb +Dd)
+
Dt
2
+
S
2
)
1
hv
(60)
Condition 2: The buffers lane lies left to the originating shortcut path.
T qss3c22,2
=
Nqc∑
k=kx[Nsmx−Nsrmx[Nqc]]
Nlbs[k]∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (Nlbs[k]− l)S
+
Dt
2
+
S
2
)
1
hv
(61)
Condition 3: The buffer lanes lies right to the originating shortcut path but left to the
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last shortcut path.
T qss3c22,3
=
Nqc∑
k=1
Nbs∑
l=1
(
Dex
2
+Wbl +Wbq
(Nbq − 1)
2
+Wl + (kx(i, l)− k)(Dex +Din) +
(Nlbs[kx(i, l)]− l + 1)S + Dt
2
+
S
2
)
1
hv
(62)
To obtain T qs, we need to take the average of travel time over possible routes from
the QCs to all stack buffers positions (Equation 63).
T qs =
1
(Nsmx ×Nsmy ×Nbs ×Nqc)
(
T qss1c1 + T
qs
s1c2 + T
qs
s2c11
+ T qss2c12 + T
qs
s2c21
+ T qss2c22
+T qss3c11 + T
qs
s3c12,1
+ T qss3c12,2 + T
qs
s3c12,3
+ T qss3c21 + T
qs
s3c22,1
+ T qss3c22,2 + T
qs
s3c22,3
)
(63)
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B Flow chart for unloading process
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Figure 6: Flowchart of container flow in unloading process at a CT
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